


Investigating Data Layout Transformations in Chapel


APAN QASEM TEXAS STATE UNIVERSITY

ASHWIN M. AJI, MICHAEL L. CHU AMD RESEARCH


EMERGENCE OF HETEROGENEOUS NODE ARCHITECTURES



THE DATA ORGANIZATION PROBLEM



PERFORMANCE IMPACT OF DATA LAYOUT



SoA AoS

OTHER EXAMPLES OF DATA LAYOUT ISSUES

Access to non-contiguous array locations

```
void conv2D(float** A, float** B) {
                                                    global void conv2D(float *A, float *B) {
  int i, j;
 float c11, c12, c13;
                                                    int i = blockIdx.x * blockDim.x + threadIdx.x;
  c11 = +0.2; c21 = +0.5; c31 = -0.8;
                                                    float c11, c12, c13;
                                                    c11 = +0.2; c21 = +0.5; c31 = -0.8;
  . . .
  for (i = 1; i < NI - 1; ++i) {</pre>
                                                    int j;
    for (j = 1; j < NJ - 1; ++j) {</pre>
                                                    for (j = 0; j < NJ - 1; j++ )
                                                     B[i * NJ + j] = c11 * A[(i-1) * NJ + (j-1)] +
      B[i][j] = c11 * A[i - 1][j - 1] +
                c12 * A[i][j - 1] +
                                                                      c12 * A[i * NJ + (j-1)] +
                c13 * A[i + 1][j - 1]
                                                                       c13 * A[(i+1) * NJ + (j-1)]
      . . .
                                                      . . .
                  Serial C
                                                                      Parallel CUDA
```

OTHER EXAMPLES OF DATA LAYOUT ISSUES

Sparse Data Access

Non-unit stride access to data structure

THIS WORK

Investigates mechanisms for data layout transformations in Chapel


- Leverages Chapel-specific features
 - Index sets
 - Domain maps

Explores both automatic and semi-automatic transformations

- No change to the core language (as yet)

CHAPEL COMPILATION FRAMEWORK WITH GPU EXTENSIONS






```
var domRowMajor : domain(2) = {rows, cols};
var domColMajor : domain(2) dmapped ColMajor() = {rows, cols};
var A : [domRowMajor] real ;
var B : [domColMajor] real ;
for i in rows {
    for j in cols {
        A[i,j] = 17.0; // accessed as row-major
        B[i,j] = 0.0; // accessed as col-major
    }
}
```

Implemented ColMajor as a domain map

- Modeled after DefaultRectangular module
 - Constructor redefinition: remap index sets
 - Adjustment of dsiAccess() methods


DATA LAYOUT TRANSFORMATION 2: AOS-TO-SOA TRANSFORMATION



EXAMPLE AOS TO SOA IN CHAPEL

```
var D: domain(1) = 1 .. N;
                                                          use LayoutTransposed; // layout transform module
   record pixel {
     var r: real;
                                                          record pixel {
     var g: real;
                                                           var r: real; var g: real; var b: real;
     var b: real;
                                                          var DomSoA : domain(2) dmapped Transposed() = {1..3, 1..N};
   var src : [D] pixel;
   var dst : [D] pixel;
                                                          var src : [DomSoA] real; // array of element type
                                                          var dst : [DomSoA] real; // array of element type
   on Locales[0].GPU do {
     forall i in 1..N {
                                                          on Locales[0].GPU do {
       dst[i].r = src[i].r * v0 - src[i].g * v1;
                                                             forall i in 1...N
                                                               dst[1,i] = src[1,i] * v0 - src[2,i] * v1;
       . . .
                       Before
                                                                                      After
11 | CHIUW 2018 | MAY 25, 2018
```

DATA LAYOUT TRANSFORMATION 3: COMPRESSED ARRAY LAYOUT



- ▶ Fields within an AoS are coalesced to reduced memory divergence and improve register usage
- ▶ Tiling for improved cache locality and local memory usage
- Repositioning to handle sparse access of data
- All three done within the same Compressed Array (CA) domain map

12 | CHIUW 2018 | MAY 25, 2018

EXAMPLE CA TRANSFORMATION IN CHAPEL



```
var D: domain(1) = 1 .. N;
record pixel {
    var r: real;
    var g: real;
    var b: real;
}
var src : [D] pixel;
var dst : [D] pixel;
on (Locales[0]:LocaleModel).GPU do {
    forall i in 1 .. N {
        dst[i].r = src[i].r * v0 - src[i].g * v1;
        ...
}
```

Before

```
use LayoutCA;
                // layout transform module
record pixel {
 var r: real; var g: real; var b: real;
param t = getTileSize(); // source code analysis
param s = getSparsity(); // source code analysis
var DomCA : domain(2) dmapped CA(t,s) = {1...3, 1...N};
var src : [DomCA] real; // array of element type
var dst : [DomCA] real; // array of element type
on (Locales[0]:LocaleModel).GPU do {
   forall i in 1...N
     dst[1,i] = src[1,i] * v0 - src[2,i] * v1;
     . . .
                           After
```

IMPLICATIONS OF DATA LAYOUT ON MEMORY DIVERGENCE

- Platform:
 - ▶ AMD A10-8700B APU
- Running synthetic micro-kernels tunable for
 - Arithmetic intensity
 - Problems size
 - Data access patterns
- Potential Memory Divergence (PMD) = estimate of expected memory divergence based on access patterns
- Performance normalized to CA at PMD of 3 (higher is better)



CONCLUSIONS AND FUTURE WORK

- We demonstrate that the domain map feature of Chapel can be useful in implementing sophisticated data layout transformations
 - Column Major
 - AoS to SoA
 - Compressed Array
- ▲ Future work
 - Explore fully automatic approaches for data layout transformation
 - Explore collaborative design patterns
 - Extend work to discrete GPU nodes

AMDZ

DISCLAIMER & ATTRIBUTION

The information presented in this document is for informational purposes only and may contain technical inaccuracies, omissions and typographical errors.

The information contained herein is subject to change and may be rendered inaccurate for many reasons, including but not limited to product and roadmap changes, component and motherboard version changes, new model and/or product releases, product differences between differing manufacturers, software changes, BIOS flashes, firmware upgrades, or the like. AMD assumes no obligation to update or otherwise correct or revise this information. However, AMD reserves the right to revise this information and to make changes from time to time to the content hereof without obligation of AMD to notify any person of such revisions or changes.

AMD MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE CONTENTS HEREOF AND ASSUMES NO RESPONSIBILITY FOR ANY INACCURACIES, ERRORS OR OMISSIONS THAT MAY APPEAR IN THIS INFORMATION.

AMD SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO EVENT WILL AMD BE LIABLE TO ANY PERSON FOR ANY DIRECT, INDIRECT, SPECIAL OR OTHER CONSEQUENTIAL DAMAGES ARISING FROM THE USE OF ANY INFORMATION CONTAINED HEREIN, EVEN IF AMD IS EXPRESSLY ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

ATTRIBUTION

© 2018 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo and combinations thereof are trademarks of Advanced Micro Devices, Inc. in the United States and/or other jurisdictions. Other names are for informational purposes only and may be trademarks of their respective owners.